


# EXHIBIT D

**U.S. Patent No. 6,724,241 (“’241 Patent”)**

Apple products with SanDisk/Toshiba 64L 3D NAND flash chips, including without limitation the Apple iPhone SE A2275 (“Accused Products”), infringe at least Claims 1-3, 6-8, and 11 of the ’241 Patent. While the infringing structure and functionality of the Accused Products is illustrated below using the Apple iPhone SE A2275 (“iPhone SE”) as an example, all Accused Products operate in substantially the same way for purposes of infringement.


**Claim 1**

Claim 1	Accused Products
[1pre] 1. A charge pump circuit for generating a charge pump voltage having minimal voltage ripples, comprising:	<p>To the extent the preamble is limiting, each Accused Product includes a charge pump circuit for generating a charge pump voltage having minimal voltage ripples.</p> <p>For example, the iPhone SE’s Kioxia TSB3245 NAND memory includes the charge pump circuit of the SanDisk/Toshiba 3D NAND flash chip, die identifier FRN1256G.</p> <p><i>See, e.g.:</i></p>

Claim 1	Accused Products
	<div data-bbox="655 280 963 370"><p>34 - KIOXIA #TSB3245 Multichip Memory - 256 GB 3D TLC NAND Flash, Memory Controller (9-Die Pkg.) Pkg Size: 14.63 x 11.8 mm</p></div> <div data-bbox="655 626 837 703"><p>34.1 - KIOXIA #TMHM01 Memory Controller Die Size: 3.8 x 2.08 mm</p></div> <div data-bbox="655 794 926 870"><p>34.2 - KIOXIA #FRN1256G 3D TLC NAND Flash Memory - 32 GB Die Size: 12.17 x 6.27 mm</p></div> <div data-bbox="655 1045 835 1086"><p>Function: Memory: Non-Volatile</p></div> <div data-bbox="993 280 1869 1063"></div> <div data-bbox="636 1101 1516 1133"><p>Source: TechInsights Deep Dive Teardown, Apple iPhone SE A2275</p></div>

Claim 1

Accused Products




VHA1  
VHA2

A charge pump circuit

Source: TechInsights CircuitVision Analysis of the Sandisk/Toshiba 05138\_064G 3D NAND Flash, Figure 7.3 Charge Pump System

## Claim 1


## Accused Products




having  
minimal  
voltage  
ripples

Source: TechInsights CircuitVision Analysis of the Sandisk/Toshiba 05138\_064G 3D NAND Flash, Figure 7.3 Charge Pump System

Claim 1	Accused Products
	<div data-bbox="640 267 1606 933"></div> <div data-bbox="1591 310 1871 418" style="background-color: red; color: black; padding: 5px;"><p>for generating a charge pump voltage (VHA1, VHA2)</p></div> <div data-bbox="1612 483 1850 581" style="background-color: white; color: black; padding: 5px;"><p>VHA1 and VHA2 are driven by the same pumping circuit</p></div> <div data-bbox="1625 651 1839 716" style="background-color: purple; color: white; padding: 5px;"><p>A charge pump circuit</p></div>
Source: TechInsights CircuitVision Analysis of the Sandisk/Toshiba 05138_064G 3D NAND Flash, Figure 7.3.14.8 Charge Pump Block 5	


Claim 1	Accused Products
	<p data-bbox="674 300 1241 362"><b>Charge pump output voltage VHA2 is provided to high voltage switches to selectively drive PNWELL.</b></p>  <p data-bbox="632 829 1829 898">Source: TechInsights CircuitVision Analysis of the Sandisk/Toshiba 05138_064G 3D NAND Flash, Figure 7.5.17.3 PNWELL Voltage Selector</p>


Claim 1	Accused Products
	<p><b>Charge pump output voltage VHA1 is provided to high voltage switches to selectively drive wordline circuits.</b></p>  <p>Source: TechInsights CircuitVision Analysis of the Sandisk/Toshiba 05138_064G 3D NAND Flash, Figure 4.2.1 Wordline Voltage Switch Block 1</p>
<p>[1a] a) a pumping circuit comprising one or more stages operable to receive a supply voltage and generate a selected one of a plurality of pump voltages;</p>	<p>Each Accused Product includes a pumping circuit comprising one or more stages operable to receive a supply voltage and generate a selected one of a plurality of pump voltages.</p> <p>For example, in the pumping circuit of the iPhone SE, 1, 2, or 3 main stages can be enabled for operation. Supply voltage can be selected from external VCC or internally generated pumped voltages VHB1 or VHB2. VHA2 is provided to a level detector which suspends pump clocks when a desired level is reached. VHA2 is scaled by a fixed ratio voltage divider (Voltage Divider 2). It is then compared (using Amplifier 12) to an adjustable reference voltage (generated by Reference Voltage Regulator). A 4-bit digital code CF(75:72) adjusts the output reference voltage</p>



Claim 1	Accused Products
	<p>by shorting out resistors in a resistor divider, thereby providing programmable pump output voltage levels on VHA1 and VHA2. A comparator (Amplifier 12) compares the scaled VHA2 to the programmable reference voltage. If the scaled VHA2 exceeds the programmable reference voltage, output VHA_LDET3 transitions from 1 to 0 to stop further pumping. VHA_CK2 and VHA_CK2* drive the middle stage of the pumping circuit. VHA_PH2 non-overlapping clocks drive Charge Pump 13. When VHA_PH2 clocks are suspended the pump stops operating so that VHA1 is limited to the voltage set by the level detector.</p> <p><i>See, e.g.:</i></p>


[illegible]

Claim 1	Accused Products
	<p data-bbox="632 266 963 326">operable to receive a supply voltage (VCC)</p>  <p data-bbox="632 792 1829 867">Source: TechInsights CircuitVision Analysis of the Sandisk/Toshiba 05138_064G 3D NAND Flash, Figure 7.3.14.8.6 Voltage Switch 55</p>

Claim 1	Accused Products
	 <p>The diagram illustrates three charge pumps, labeled CHARGE PUMP 12, CHARGE PUMP 13, and CHARGE PUMP 14, arranged vertically. Each pump is represented by a blue rectangular block with internal circuitry. Above the pumps, two callout boxes are present: a yellow box labeled 'comprising one or more stages' pointing to the top of the first pump, and a blue box labeled 'a pumping circuit' pointing to the internal circuitry of the first pump. Each pump has multiple input and output pins. For Pump 12, inputs include VHB1, VHA_CK3, VHA_OK3, and VHACP_EN3. For Pump 13, inputs include VHB1, VHA_CK2, VHA_OK2, and VHACP_EN2. For Pump 14, inputs include VHB1, VHA_CK1, VHA_OK1, VHACP_EN1, and VHACP_EN1. Each pump also has output pins labeled VP1, VP2, VP3, and VOUT. The pumps are connected to a common ground line labeled VN.</p> <p>Source: TechInsights CircuitVision Analysis of the Sandisk/Toshiba 05138_064G 3D NAND Flash, Figure 7.3.14.8 Charge Pump Block 5</p>

## Claim 1

## Accused Products





Source: TechInsights CircuitVision Analysis of the Sandisk/Toshiba 05138\_064G 3D NAND Flash, Figure 7.3.14.8.14 Charge Pump 13

<p>Claim 1</p>	<p>Accused Products</p>
	<p>Source: TechInsights CircuitVision Analysis of the Sandisk/Toshiba 05138_064G 3D NAND Flash, Figure 7.3.14.8.14 Charge Pump 13</p>


## Claim 1


## Accused Products



Claim 1	Accused Products
	 <p>The diagram shows a circuit for a voltage switch (VHA2). It includes an input (IN) and an output (OUT). The circuit features several MOSFETs and inductors. A callout box points to a specific MOSFET and inductor combination, stating: "and generate a selected one of a plurality of pump voltages (VHA2L)".</p> <p>Source: TechInsights CircuitVision Analysis of the Sandisk/Toshiba 05138_064G 3D NAND Flash, Figure 7.3.14.1 Voltage Switch 51</p>




Claim 1	Accused Products
	 <p>and generate a selected one of a plurality of pump voltages (VHA2L)</p> <p>Source: TechInsights CircuitVision Analysis of the Sandisk/Toshiba 05138_064G 3D NAND Flash, Figure 7.3.14 Charge Pump Block 4</p>

Claim 1	Accused Products
	 <p>and generate a selected one of a plurality of pump voltages (VHA_LD2)</p> <p>Source: TechInsights CircuitVision Analysis of the Sandisk/Toshiba 05138_064G 3D NAND Flash, Figure 7.3.14.5.3 Voltage Divider 2; Figure 7.3.14.5 Level Detector 6</p>

[illegible]

## Claim 1

## Accused Products



Source: TechInsights CircuitVision Analysis of the Sandisk/Toshiba 05138\_064G 3D NAND Flash, Figure 7.3.14.5.5 Reference Voltage Regulator

[illegible]

### Claim 1

### Accused Products

and generate a selected one of a plurality of pump voltages

VHA\_LDET3 = 0

Source: TechInsights CircuitVision Analysis of the Sandisk/Toshiba 05138\_064G 3D NAND Flash, Figure 7.3.14.5 Level Detector 6

Claim 1	Accused Products
	<p><b>VHA_LDET3 = 1 Disables VHA_CK2 pump clock to 1 level</b></p> <p><b>VHA_CK2 = 1 VHA_CK2* = 0</b></p> <p>and generate a selected one of a plurality of pump voltages</p> <p>Source: TechInsights CircuitVision Analysis of the Sandisk/Toshiba 05138_064G 3D NAND Flash, Figure 7.3.14.6 Charge Pump Clock Generator 2</p>

[illegible]



Claim 1

Accused Products

and generate a selected one of a plurality of pump voltages


a pumping circuit


UNRECORDED NAME HAS THE SUBSTANTIAL WHOLE OF ALL MAIN TRANSISTORS AND CONNECTED SIGNALS  
UNRECORDED NAME HAS THE SUBSTANTIAL WHOLE OF ALL MAIN TRANSISTORS AND CONNECTED SIGNALS

Figure 7.3.14.8 CHARGE PUMP BLOCK5

Part # 125H56A DEL FIBRO 256G		Page 11	
4401-035	NA	8/20/2005	CHENG
4401-035	NA	8/20/2005	CHENG
TECH INSIGHTS		WWW.TECH-INSIGHTS.COM	


Source: TechInsights CircuitVision Analysis of the Sandisk/Toshiba 05138\_064G 3D NAND Flash, Figure 7.3.14.8 Charge Pump Block 5

Claim 1	Accused Products
	 <p>The diagram illustrates a Charge Pump Block (Fig. 13.14.3) with multiple input and output pins. Inputs include VDD, VDD1, VDD2, VDD3, VDD4, VDD5, VDD6, VDD7, VDD8, VDD9, VDD10, VDD11, VDD12, VDD13, VDD14, VDD15, VDD16, VDD17, VDD18, VDD19, VDD20, VDD21, VDD22, VDD23, VDD24, VDD25, VDD26, VDD27, VDD28, VDD29, VDD30, VDD31, VDD32, VDD33, VDD34, VDD35, VDD36, VDD37, VDD38, VDD39, VDD40, VDD41, VDD42, VDD43, VDD44, VDD45, VDD46, VDD47, VDD48, VDD49, VDD50, VDD51, VDD52, VDD53, VDD54, VDD55, VDD56, VDD57, VDD58, VDD59, VDD60, VDD61, VDD62, VDD63, VDD64, VDD65, VDD66, VDD67, VDD68, VDD69, VDD70, VDD71, VDD72, VDD73, VDD74, VDD75, VDD76, VDD77, VDD78, VDD79, VDD80, VDD81, VDD82, VDD83, VDD84, VDD85, VDD86, VDD87, VDD88, VDD89, VDD90, VDD91, VDD92, VDD93, VDD94, VDD95, VDD96, VDD97, VDD98, VDD99, VDD100. Outputs include VDD101, VDD102, VDD103, VDD104, VDD105, VDD106, VDD107, VDD108, VDD109, VDD110, VDD111, VDD112, VDD113, VDD114, VDD115, VDD116, VDD117, VDD118, VDD119, VDD120, VDD121, VDD122, VDD123, VDD124, VDD125, VDD126, VDD127, VDD128, VDD129, VDD130, VDD131, VDD132, VDD133, VDD134, VDD135, VDD136, VDD137, VDD138, VDD139, VDD140, VDD141, VDD142, VDD143, VDD144, VDD145, VDD146, VDD147, VDD148, VDD149, VDD150, VDD151, VDD152, VDD153, VDD154, VDD155, VDD156, VDD157, VDD158, VDD159, VDD160, VDD161, VDD162, VDD163, VDD164, VDD165, VDD166, VDD167, VDD168, VDD169, VDD170, VDD171, VDD172, VDD173, VDD174, VDD175, VDD176, VDD177, VDD178, VDD179, VDD180, VDD181, VDD182, VDD183, VDD184, VDD185, VDD186, VDD187, VDD188, VDD189, VDD190, VDD191, VDD192, VDD193, VDD194, VDD195, VDD196, VDD197, VDD198, VDD199, VDD200. Internal components include capacitors, transistors, and a current source. A callout box points to the output stage with the text: 'and generate a selected one of a plurality of pump voltages'.</p> <p>Source: TechInsights CircuitVision Analysis of the Sandisk/Toshiba 05138_064G 3D NAND Flash, Figure 7.3.14 Charge Pump Block 4</p>


Claim 1	Accused Products
	 <p>The diagram shows three charge pump blocks stacked vertically. Each block has multiple input and output pins. The top block is labeled 'CHARGE PUMP 12 Fig. 7.3.14.8.12'. The middle block is labeled 'CHARGE PUMP 13 Fig. 7.3.14.8.14' and is highlighted with a red background. The bottom block is labeled 'CHARGE PUMP 14 Fig. 7.3.14.8.17'. A callout box points to the middle block with the text: 'and generate a selected one of a plurality of pump voltages'.</p> <p>Source: TechInsights CircuitVision Analysis of the Sandisk/Toshiba 05138_064G 3D NAND Flash, Figure 7.3.14.8 Charge Pump Block 5</p>

## Claim 1


## Accused Products



Source: TechInsights CircuitVision Analysis of the Sandisk/Toshiba 05138\_064G 3D NAND Flash, Figure 7.3.14.8.14 Charge Pump 13

Claim 1	Accused Products
	<p data-bbox="636 358 758 415">VHA_CK2 VHA_CK2*</p> <p data-bbox="1633 293 1766 415">VHA_PH2A VHA_PH2A* VHA_PH2B VHA_PH2B*</p>  <p data-bbox="1535 943 1885 1008">and generate a selected one of a plurality of pump voltages</p> <p data-bbox="636 1052 1829 1122">Source: TechInsights CircuitVision Analysis of the Sandisk/Toshiba 05138_064G 3D NAND Flash, Figure 7.3.14.8.12.6 Non-Overlapping Clock Generator 6</p>

[illegible]

<p>Claim 1</p>	<p>Accused Products</p>
	<div data-bbox="1512 277 1873 440" style="border: 1px solid black; padding: 5px; margin-bottom: 10px;"> <p>and generate a selected one of a plurality of pump voltages</p> </div>  <p>The diagram illustrates a complex charge pump circuit. It features multiple stages of PMOS (P1, P2, P3, P4, P5, P6, P7, P8, P9, P10, P11, P12, P13, P14, P15, P16, P17, P18, P19, P20, P21, P22, P23, P24, P25, P26, P27, P28, P29, P30, P31, P32, P33, P34, P35, P36, P37, P38, P39, P40, P41, P42, P43, P44, P45, P46, P47, P48, P49, P50, P51, P52, P53, P54, P55, P56, P57, P58, P59, P60, P61, P62, P63, P64, P65, P66, P67, P68, P69, P70, P71, P72, P73, P74, P75, P76, P77, P78, P79, P80, P81, P82, P83, P84, P85, P86, P87, P88, P89, P90, P91, P92, P93, P94, P95, P96, P97, P98, P99, P100) and NMOS (N1, N2, N3, N4, N5, N6, N7, N8, N9, N10, N11, N12, N13, N14, N15, N16, N17, N18, N19, N20, N21, N22, N23, N24, N25, N26, N27, N28, N29, N30, N31, N32, N33, N34, N35, N36, N37, N38, N39, N40, N41, N42, N43, N44, N45, N46, N47, N48, N49, N50, N51, N52, N53, N54, N55, N56, N57, N58, N59, N60, N61, N62, N63, N64, N65, N66, N67, N68, N69, N70, N71, N72, N73, N74, N75, N76, N77, N78, N79, N80, N81, N82, N83, N84, N85, N86, N87, N88, N89, N90, N91, N92, N93, N94, N95, N96, N97, N98, N99, N100) transistors. The circuit includes various capacitors (C1, C2, C3, C4, C5, C6, C7, C8, C9, C10, C11, C12, C13, C14, C15, C16, C17, C18, C19, C20, C21, C22, C23, C24, C25, C26, C27, C28, C29, C30, C31, C32, C33, C34, C35, C36, C37, C38, C39, C40, C41, C42, C43, C44, C45, C46, C47, C48, C49, C50, C51, C52, C53, C54, C55, C56, C57, C58, C59, C60, C61, C62, C63, C64, C65, C66, C67, C68, C69, C70, C71, C72, C73, C74, C75, C76, C77, C78, C79, C80, C81, C82, C83, C84, C85, C86, C87, C88, C89, C90, C91, C92, C93, C94, C95, C96, C97, C98, C99, C100) and control signals (VP1, VP2, VBC1, VBC2, VBC3, VBC4, VBC5, VBC6, VBC7, VBC8, VBC9, VBC10, VBC11, VBC12, VBC13, VBC14, VBC15, VBC16, VBC17, VBC18, VBC19, VBC20, VBC21, VBC22, VBC23, VBC24, VBC25, VBC26, VBC27, VBC28, VBC29, VBC30, VBC31, VBC32, VBC33, VBC34, VBC35, VBC36, VBC37, VBC38, VBC39, VBC40, VBC41, VBC42, VBC43, VBC44, VBC45, VBC46, VBC47, VBC48, VBC49, VBC50, VBC51, VBC52, VBC53, VBC54, VBC55, VBC56, VBC57, VBC58, VBC59, VBC60, VBC61, VBC62, VBC63, VBC64, VBC65, VBC66, VBC67, VBC68, VBC69, VBC70, VBC71, VBC72, VBC73, VBC74, VBC75, VBC76, VBC77, VBC78, VBC79, VBC80, VBC81, VBC82, VBC83, VBC84, VBC85, VBC86, VBC87, VBC88, VBC89, VBC90, VBC91, VBC92, VBC93, VBC94, VBC95, VBC96, VBC97, VBC98, VBC99, VBC100). The circuit is designed to generate a selected one of a plurality of pump voltages.</p> <p>Source: TechInsights CircuitVision Analysis of the Sandisk/Toshiba 05138_064G 3D NAND Flash, Figure 7.3.14.8.14 Charge Pump 13</p>


<p>Claim 1</p>	<p>Accused Products</p>
<p>[1b] b) a plurality of loads selectively coupleable to an output of the pumping circuit, each load associated with a specific pump voltage; and</p>	<p>Each Accused Product includes a plurality of loads selectively coupleable to an output of the pumping circuit, each load associated with a specific pump voltage.</p> <p>For example, VHA2 is an output of the pumping circuit of the iPhone SE. A plurality of loads (contained within Current Sink 2) can be selectively coupled to an output of the pumping circuit (for example VHA2). VHA2 is connected to pumping circuit output VHA1 through Voltage Switches 59 and 60. VHA1 is connected to wordline decoders during read or program operations. Read, program and erase operations require different voltages. Each load is associated with a specific pump voltage to carry out these functions.</p> <p>See, e.g.:</p>





Claim 1

Accused Products


The diagram illustrates the internal structure of Charge Pump Block 5, showing various control signals such as `VF_CSG_DSD`, `WDRG_C11`, `VWL_LOADN`, `WDRG_C11`, `WDRG_C11B`, `X_WACOP_CKEN`, `VWL_CKEN`, `CF7A6`, `VWL_OPEN`, `VF_CSG`, `VWL_CPGC2`, `VWL_OPEN`, `VWL_C1`, `VWL_C2`, `VWL_C3`, `VWL_C4`, `VWL_C5`, `VWL_C6`, `VWL_C7`, `VWL_C8`, `VWL_C9`, `VWL_C10`, `VWL_C11`, `VWL_C12`, `VWL_C13`, `VWL_C14`, `VWL_C15`, `VWL_C16`, `VWL_C17`, `VWL_C18`, `VWL_C19`, `VWL_C20`, `VWL_C21`, `VWL_C22`, `VWL_C23`, `VWL_C24`, `VWL_C25`, `VWL_C26`, `VWL_C27`, `VWL_C28`, `VWL_C29`, `VWL_C30`, `VWL_C31`, `VWL_C32`, `VWL_C33`, `VWL_C34`, `VWL_C35`, `VWL_C36`, `VWL_C37`, `VWL_C38`, `VWL_C39`, `VWL_C40`, `VWL_C41`, `VWL_C42`, `VWL_C43`, `VWL_C44`, `VWL_C45`, `VWL_C46`, `VWL_C47`, `VWL_C48`, `VWL_C49`, `VWL_C50`, `VWL_C51`, `VWL_C52`, `VWL_C53`, `VWL_C54`, `VWL_C55`, `VWL_C56`, `VWL_C57`, `VWL_C58`, `VWL_C59`, `VWL_C60`, `VWL_C61`, `VWL_C62`, `VWL_C63`, `VWL_C64`, `VWL_C65`, `VWL_C66`, `VWL_C67`, `VWL_C68`, `VWL_C69`, `VWL_C70`, `VWL_C71`, `VWL_C72`, `VWL_C73`, `VWL_C74`, `VWL_C75`, `VWL_C76`, `VWL_C77`, `VWL_C78`, `VWL_C79`, `VWL_C80`, `VWL_C81`, `VWL_C82`, `VWL_C83`, `VWL_C84`, `VWL_C85`, `VWL_C86`, `VWL_C87`, `VWL_C88`, `VWL_C89`, `VWL_C90`, `VWL_C91`, `VWL_C92`, `VWL_C93`, `VWL_C94`, `VWL_C95`, `VWL_C96`, `VWL_C97`, `VWL_C98`, `VWL_C99`, `VWL_C100`, `VWL_C101`, `VWL_C102`, `VWL_C103`, `VWL_C104`, `VWL_C105`, `VWL_C106`, `VWL_C107`, `VWL_C108`, `VWL_C109`, `VWL_C110`, `VWL_C111`, `VWL_C112`, `VWL_C113`, `VWL_C114`, `VWL_C115`, `VWL_C116`, `VWL_C117`, `VWL_C118`, `VWL_C119`, `VWL_C120`, `VWL_C121`, `VWL_C122`, `VWL_C123`, `VWL_C124`, `VWL_C125`, `VWL_C126`, `VWL_C127`, `VWL_C128`, `VWL_C129`, `VWL_C130`, `VWL_C131`, `VWL_C132`, `VWL_C133`, `VWL_C134`, `VWL_C135`, `VWL_C136`, `VWL_C137`, `VWL_C138`, `VWL_C139`, `VWL_C140`, `VWL_C141`, `VWL_C142`, `VWL_C143`, `VWL_C144`, `VWL_C145`, `VWL_C146`, `VWL_C147`, `VWL_C148`, `VWL_C149`, `VWL_C150`, `VWL_C151`, `VWL_C152`, `VWL_C153`, `VWL_C154`, `VWL_C155`, `VWL_C156`, `VWL_C157`, `VWL_C158`, `VWL_C159`, `VWL_C160`, `VWL_C161`, `VWL_C162`, `VWL_C163`, `VWL_C164`, `VWL_C165`, `VWL_C166`, `VWL_C167`, `VWL_C168`, `VWL_C169`, `VWL_C170`, `VWL_C171`, `VWL_C172`, `VWL_C173`, `VWL_C174`, `VWL_C175`, `VWL_C176`, `VWL_C177`, `VWL_C178`, `VWL_C179`, `VWL_C180`, `VWL_C181`, `VWL_C182`, `VWL_C183`, `VWL_C184`, `VWL_C185`, `VWL_C186`, `VWL_C187`, `VWL_C188`, `VWL_C189`, `VWL_C190`, `VWL_C191`, `VWL_C192`, `VWL_C193`, `VWL_C194`, `VWL_C195`, `VWL_C196`, `VWL_C197`, `VWL_C198`, `VWL_C199`, `VWL_C200`, `VWL_C201`, `VWL_C202`, `VWL_C203`, `VWL_C204`, `VWL_C205`, `VWL_C206`, `VWL_C207`, `VWL_C208`, `VWL_C209`, `VWL_C210`, `VWL_C211`, `VWL_C212`, `VWL_C213`, `VWL_C214`, `VWL_C215`, `VWL_C216`, `VWL_C217`, `VWL_C218`, `VWL_C219`, `VWL_C220`, `VWL_C221`, `VWL_C222`, `VWL_C223`, `VWL_C224`, `VWL_C225`, `VWL_C226`, `VWL_C227`, `VWL_C228`, `VWL_C229`, `VWL_C230`, `VWL_C231`, `VWL_C232`, `VWL_C233`, `VWL_C234`, `VWL_C235`, `VWL_C236`, `VWL_C237`, `VWL_C238`, `VWL_C239`, `VWL_C240`, `VWL_C241`, `VWL_C242`, `VWL_C243`, `VWL_C244`, `VWL_C245`, `VWL_C246`, `VWL_C247`, `VWL_C248`, `VWL_C249`, `VWL_C250`, `VWL_C251`, `VWL_C252`, `VWL_C253`, `VWL_C254`, `VWL_C255`, `VWL_C256`, `VWL_C257`, `VWL_C258`, `VWL_C259`, `VWL_C260`, `VWL_C261`, `VWL_C262`, `VWL_C263`, `VWL_C264`, `VWL_C265`, `VWL_C266`, `VWL_C267`, `VWL_C268`, `VWL_C269`, `VWL_C270`, `VWL_C271`, `VWL_C272`, `VWL_C273`, `VWL_C274`, `VWL_C275`, `VWL_C276`, `VWL_C277`, `VWL_C278`, `VWL_C279`, `VWL_C280`, `VWL_C281`, `VWL_C282`, `VWL_C283`, `VWL_C284`, `VWL_C285`, `VWL_C286`, `VWL_C287`, `VWL_C288`, `VWL_C289`, `VWL_C290`, `VWL_C291`, `VWL_C292`, `VWL_C293`, `VWL_C294`, `VWL_C295`, `VWL_C296`, `VWL_C297`, `VWL_C298`, `VWL_C299`, `VWL_C300`, `VWL_C301`, `VWL_C302`, `VWL_C303`, `VWL_C304`, `VWL_C305`, `VWL_C306`, `VWL_C307`, `VWL_C308`, `VWL_C309`, `VWL_C310`, `VWL_C311`, `VWL_C312`, `VWL_C313`, `VWL_C314`, `VWL_C315`, `VWL_C316`, `VWL_C317`, `VWL_C318`, `VWL_C319`, `VWL_C320`, `VWL_C321`, `VWL_C322`, `VWL_C323`, `VWL_C324`, `VWL_C325`, `VWL_C326`, `VWL_C327`, `VWL_C328`, `VWL_C329`, `VWL_C330`, `VWL_C331`, `VWL_C332`, `VWL_C333`, `VWL_C334`, `VWL_C335`, `VWL_C336`, `VWL_C337`, `VWL_C338`, `VWL_C339`, `VWL_C340`, `VWL_C341`, `VWL_C342`, `VWL_C343`, `VWL_C344`, `VWL_C345`, `VWL_C346`, `VWL_C347`, `VWL_C348`, `VWL_C349`, `VWL_C350`, `VWL_C351`, `VWL_C352`, `VWL_C35`






Claim 1	Accused Products
	 <p>Source: TechInsights CircuitVision Analysis of the Sandisk/Toshiba 05138_064G 3D NAND Flash, Figure 4.2.1 Wordline Voltage Switch Block 1</p>
<p>[1c] c) a load selector means for selectively coupling a load associated with a specific pump voltage to the output of said pumping circuit.</p>	<p>Each Accused Product includes a load selector means for selectively coupling a load associated with a specific pump voltage to the output of said pumping circuit.</p> <p>For example, in the iPhone SE, the highlighted transistors below and their respective gate control signals form a load selector means. The output signal VHA_LDET4 from Level Detector 6 forms part of the load selector means. For example, the gate control signals are generated in part by a charge pump control signal (VHA_CTL1). This 3-bit value selectively couples a load associated with a specific pump voltage.</p> <p><i>See, e.g.:</i></p>

[illegible]

Claim 1	Accused Products
	 <p>Source: TechInsights CircuitVision Analysis of the Sandisk/Toshiba 05138_064G 3D NAND Flash, Figure 7.3.14.9 Current Sink 2</p>

Claim 1	Accused Products
	 <p>Source: TechInsights CircuitVision Analysis of the Sandisk/Toshiba 05138_064G 3D NAND Flash, Figure 7.3.14.9 Current Sink 2</p>

**Claim 2**

Claim 2	Accused Products
2. The charge pump circuit of claim 1, wherein the load selector means includes a	To the extent the preamble is limiting, each Accused Product includes the charge pump circuit of claim 1, wherein the load selector means includes a target output pump selector for shutting down

Claim 2	Accused Products
<p>target output pump selector for shutting down the variable charge pump circuit when the target output pump voltage (Vcfra) is greater than or equal to a reference voltage (Vref).</p>	<p>the variable charge pump circuit when the target output pump voltage (Vcfra) is greater than or equal to a reference voltage (Vref).</p> <p>For example, in the iPhone SE, VHA2 is provided to a level detector which suspends pump clocks when a desired level is reached. VHA2 is scaled by a fixed ratio voltage divider (Voltage Divider 2). It is then compared (using Amplifier 12) to an adjustable reference voltage (generated by Reference Voltage Regulator). A 4-bit digital code CF(75:72) adjusts the output reference voltage by shorting out resistors in a resistor divider, thereby providing programmable pump output voltage levels on VHA1 and VHA2. A comparator (Amplifier 12) compares the scaled VHA2 to the programmable reference voltage. If the scaled VHA2 exceeds the programmable reference voltage, output VHA_LDET3 transitions from 1 to 0 to stop further pumping.</p> <p><i>See evidence and explanation for claim element [1a], supra.</i></p>

**Claim 3**


Claim 3	Accused Products
<p>3. The charge pump circuit of claim 2, wherein the load selector means further includes a maximum ripple on the target output selector means for adding a load, whenever a maximum ripple on the target output voltage (Vcfrb) greater than the reference voltage (Vref) then the maximum ripple on the target output selector means adds additional loads until the Vcfrb voltage is</p>	<p>To the extent the preamble is limiting, each Accused Product includes the charge pump circuit of claim 2, wherein the load selector means further includes a maximum ripple on the target output selector means for adding a load, and whenever a maximum ripple on the target output voltage (Vcfrb) greater than the reference voltage (Vref) then the maximum ripple on the target output selector means adds additional loads until the Vcfrb voltage is less than or equal to the reference voltage (Vref).</p> <p><i>See evidence and explanation for claim element [1a] and claim 2, supra.</i></p>



Claim 3	Accused Products
less than or equal to the reference voltage ( $V_{ref}$ ).	


**Claim 6**

Claim 6	Accused Products
6. The charge pump circuit of claim 1, wherein the load selector means is a plurality of switches, one switch for each of said loads, each switch having a first terminal, a second terminal, and an enable terminal, the switch being coupled in series with each load, the first terminal of the switch being coupled to the output pump and the second terminal of the switch is coupled to each load.	<p>To the extent the preamble is limiting, each Accused Product includes the charge pump circuit of claim 1, wherein the load selector means is a plurality of switches, one switch for each of said loads, each switch having a first terminal, a second terminal, and an enable terminal, the switch being coupled in series with each load, the first terminal of the switch being coupled to the output pump and the second terminal of the switch is coupled to each load.</p> <p><i>See, e.g.:</i></p>




**Claim 7**

Claim 7	Accused Products
<p>7. The charge pump circuit of claim 1, wherein each load selector means comprises an NMOS transistor having a gate, a drain and a source, the gate of the NMOS load transistor being coupled to an enable signal, the source of the load NMOS load transistor being coupled to an electrical ground, and the drain being coupled to a load.</p>	<p>To the extent the preamble is limiting, each Accused Product includes the charge pump circuit of claim 1, wherein each load selector means comprises an NMOS transistor having a gate, a drain and a source, the gate of the NMOS load transistor being coupled to an enable signal, the source of the load NMOS load transistor being coupled to an electrical ground, and the drain being coupled to a load.</p> <p><i>See, e.g.:</i></p>



**Claim 8**

Claim 8	Accused Products
<p>8. The charge pump circuit of claim 7, wherein each load is a capacitor or a current sinker having a first terminal and a second terminal, the first terminal being coupled to the pump voltage and the second terminal being coupled to the drain of the NMOS transistor.</p>	<p>To the extent the preamble is limiting, each Accused Product includes the charge pump circuit of claim 7, wherein each load is a capacitor or a current sinker having a first terminal and a second terminal, the first terminal being coupled to the pump voltage and the second terminal being coupled to the drain of the NMOS transistor.</p> <p><i>See, e.g.:</i></p>




**Claim 11**


Claim 11	Accused Products
[11pre] 11. The charge pump circuit of claim 2 wherein the target output pump selector comprises:	Each Accused Product includes the charge pump circuit of claim 2. <i>See supra</i> claim 2.
[11a] a) a first comparator having two input terminals, an output terminal and a first enable terminal, one of the two input terminals being connected to the reference voltage (Vref);	Each Accused Product includes a first comparator having two input terminals, an output terminal and a first enable terminal, one of the two input terminals being connected to the reference voltage (Vref). <i>See, e.g.:</i>


Claim 11	Accused Products
	<p>Source: TechInsights CircuitVision Analysis of the Sandisk/Toshiba 05138_064G 3D NAND Flash, Figure 7.3.14.5 Level Detector 6</p>
<p>[11b] b) a first resistor network having two terminals, the first terminal being coupled to the output pump, the second terminal being coupled to one of the input terminals of the first comparator;</p>	<p>Each Accused Product includes a first resistor network having two terminals, the first terminal being coupled to the output pump, the second terminal being coupled to one of the input terminals of the first comparator.</p> <p><i>See, e.g.:</i></p>



Claim 11	Accused Products
	<p>Source: TechInsights CircuitVision Analysis of the Sandisk/Toshiba 05138_064G 3D NAND Flash, Figure 7.3.14.5.3 Voltage Divider 2; Figure 7.3.14.5 Level Detector 6</p>

Claim 11	Accused Products
	 <p>Source: TechInsights CircuitVision Analysis of the Sandisk/Toshiba 05138_064G 3D NAND Flash, Figure 7.3.14.5 Level Detector 6</p>
<p>[11c] c) a second resistor network having two terminals, the first terminal being coupled to the second terminal of the first resistor network, and the second terminal of the</p>	<p>Each Accused Product includes a second resistor network having two terminals, the first terminal being coupled to the second terminal of the first resistor network, and the second terminal of the second resistor network being coupled to an electrical ground.</p> <p><i>See, e.g.:</i></p>

Claim 11	Accused Products
<p>second resistor network being coupled to an electrical ground; and</p>	 <p>Source: TechInsights CircuitVision Analysis of the Sandisk/Toshiba 05138_064G 3D NAND Flash, Figure 7.3.14.5.3 Voltage Divider 2</p>
<p>[11d] d) a reference voltage source (Vref) coupled to one of the input terminals of the first comparator.</p>	<p>Each Accused Product includes a reference voltage source (Vref) coupled to one of the input terminals of the first comparator.</p> <p><i>See, e.g.:</i></p>

Claim 11	Accused Products
	 <p>Source: TechInsights CircuitVision Analysis of the Sandisk/Toshiba 05138_064G 3D NAND Flash, Figure 7.3.14.5 Level Detector 6</p>